Warenkorb
€ 0,00 0 Buch dabei,
portofrei
Simultaneous Switching Noise of CMOS Devices and Systems als Buch
PORTO-
FREI

Simultaneous Switching Noise of CMOS Devices and Systems

'The Springer International Series in Engineering and Computer Science'. Auflage 1994. Book. Sprache:…
Buch (gebunden)
Ihr 12%-Rabatt auf alle Spielwaren, Hörbücher, Filme, Musik u.v.m
 
12% Rabatt sichern mit Gutscheincode: KINDER12
 
This monograph presents our recent research on Simultaneous Switching Noise (SSN) and related issues for CMOS based systems. Although some SSN related work was previously reported in the literature, it were mainly for Emitter Coupled Logic (ECL) gate… weiterlesen
Dieses Buch ist auch verfügbar als:
Buch

150,49*

inkl. MwSt.
Portofrei
Lieferbar innerhalb von zwei bis drei Werktagen
Simultaneous Switching Noise of CMOS Devices and Systems als Buch

Produktdetails

Titel: Simultaneous Switching Noise of CMOS Devices and Systems
Autor/en: John L. Prince, Ramesh Senthinathan

ISBN: 0792394003
EAN: 9780792394006
'The Springer International Series in Engineering and Computer Science'.
Auflage 1994.
Book.
Sprache: Englisch.
Springer US

30. November 1993 - gebunden - 230 Seiten

Beschreibung

This monograph presents our recent research on Simultaneous Switching Noise (SSN) and related issues for CMOS based systems. Although some SSN related work was previously reported in the literature, it were mainly for Emitter Coupled Logic (ECL) gates using Bipolar Junction Transistors (BJTs). This present work covers in-depth analysis on estimating SSN and its impact for CMOS based devices and systems. At present semiconductor industries are moving towards scaled CMOS devices and reduced supply voltage. SSN together with coupled noise may limit the packing density, and thereby the frequency of operation of packaged systems. Our goal is to provide efficient and yet reliable methodologies and algorithms to estimate the overall noise containment in single chip and multi-chip package assemblies. We hope that the techniques and results described in this book will be useful as guides for design, package, and system engineers and academia working in this area. Through this monograph, we hope that we have shown the necessity of interactions that are essential between chip design, system design and package design engineers to design and manufacture optimal packaged systems. Work reported in this monograph was partially supported by the grant from Semiconductor Research Corporation (SRC Contract No. 92-MP-086).

Inhaltsverzeichnis

List of Figures. List of Tables.
1. Introduction.
2. Packages/Scaled CMOS Devices.
3. Methods of Calculating Simultaneous Switching Noise (SSN).
4. Power Distribution Inductance Modeling.
5. Signal Conductors over a Perforated Reference Plane.
6. Dynamic Noise Immunity, and Skewing/Damping SSN Waveform.
7. Application Specific Output Drivers to Reduce SSN.
8. SSN Simulator Architecture.
9. Signal Conductors over a Noisy Reference Plane.
10. Conclusions.
11. Discussion and Future Work. Appendices. References. Index.
Servicehotline
089 - 70 80 99 47

Mo. - Fr. 8.00 - 20.00 Uhr
Sa. 10.00 - 20.00 Uhr
Filialhotline
089 - 30 75 75 75

Mo. - Sa. 9.00 - 20.00 Uhr
Bleiben Sie in Kontakt:
Sicher & bequem bezahlen:
akzeptierte Zahlungsarten: Überweisung, offene Rechnung,
Visa, Master Card, American Express, Paypal
Zustellung durch:
* Alle Preise verstehen sich inkl. der gesetzlichen MwSt. Informationen über den Versand und anfallende Versandkosten finden Sie hier.
** im Vergleich zum dargestellten Vergleichspreis.